Theory of latency-insensitive design
نویسندگان
چکیده
The theory of latency-insensitive design is presented as the foundation of a new correct-by-construction methodology to design complex systems by assembling intellectual property components. Latency-insensitive designs are synchronous distributed systems and are realized by composing functional modules that exchange data on communication channels according to an appropriate protocol. The protocol works on the assumption that the modules are stallable, a weak condition to ask them to obey. The goal of the protocol is to guarantee that latency-insensitive designs composed of functionally correct modules behave correctly independently of the channel latencies. This allows us to increase the robustness of a design implementation because any delay variations of a channel can be “recovered” by changing the channel latency while the overall system functionality remains unaffected. As a consequence, an important application of the proposed theory is represented by the latency-insensitive methodology to design large digital integrated circuits by using deep submicrometer technologies.
منابع مشابه
The Theory of Latency Insensitive Design
The theory of latency insensitive design is presented as the foundation of a new correct by construction methodology to design complex systems by assembling Intellectual Property components. Latency insensitive designs are synchronous distributed systems and are realized by composing functional modules that exchange data on communication channels according to an appropriate protocol. The protoc...
متن کاملLatency Insensitive Protocols
The theory of latency insensitive design is presented as the foundation of a new correct by construction methodology to design very large digital systems by assembling blocks of Intellectual Properties. Latency insensitive designs are synchronous distributed systems and are realized by assembling functional modules exchanging data on communication channels according to an appropriate protocol. ...
متن کاملLatency-Insensitive Design for SHIM
II. BACKGROUND AND RELATED WORK Latency-insensitive design. Latency-insensitive design is a design methodology for robust synchronous digital system against arbitrary wire delays [1], [3]. In this framework, a welldesigned synchronous component (called a pearl module) in a system is encapsulated by shell logic, which is a simple logic controlling the communication and activation of the componen...
متن کاملTiming Analysis of Quasi-Delay-Insensitive Ripple Carry Adders – A Mathematical Study
This paper deals with the timing analysis of quasi-delay-insensitive (QDI) ripple carry adders from a mathematical perspective. In this context, this paper throws light on forward latency, backward latency and cycle time metrics of robust asynchronous adders, which correspond to either strong or weak-indication timing regimes. With respect to weak-indication, both distributive and biased design...
متن کاملLatency-Insensitive Design: Retry Relay-Station and Fusion Shell
This paper introduces a new variant implementation of Latency-Insensitive Design elements. It optimizes area footprint of so-called Shell-Wrappers being partially fused with their input Relay-Stations. The modi ed Relay-Station is called a Retry Relay-Station. We show correctness of this implementation and provide comparative results between a regular implementation and our new one on both FPGA...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 20 شماره
صفحات -
تاریخ انتشار 2001